Toshiba presents new MROM tech at VLSI design event in Japan
At Symposia on VLSI Technology and Circuits, held in Japan, Toshiba has presented MROM cell technology with improved cell current characteristics without any increase in cell size by adopting multi-level-cell structure.
MROM's main role is to store the boot loader or firmware. The density of MROM implemented is SoC for such digital applications as smartphones and tablet PCs is increasing year by year, and in order to improve access time it is necessary to halve the MROM cell area with every generation.
In a typical MROM bit cell, a single-level cell, variations in fabrication are increasing as SoC process technology advances, with the narrowing of the channel area of the cell transistors. The result is a slower access time for the 40nm generation than for the previous process generation. Improving access time requires a larger transistor, as a bigger cell area secures a wider channel area.
Toshiba has developed a multi-bit cell that uses twice the area of a standard single level cell, successfully expanding channel width in the cell transistor by three times. This also triples the current characteristic of the cell without any change in the memory capacity per area. It reduces the influence of the variation in fabrication by 42%.
Toshiba has developed of MROM cell with the 40nm process generation and aims to ship SoC for digital applications that implement the cell in 2014.