Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New

News

  Date:15th June 2012

Application note from AWR on circuit envelope simulation for 3G and 4G amplifier design

Current and emerging wireless systems place greater demands on RF power amplifiers, including exceptional linearity, efficiency, and bandwidth. The new application note from AWR entitled "Leverage Circuit Envelope Simulation to Improve PA Performance" describes circuit envelope simulation, now part of AWR 2011. This technique lets designers optimize performance between linearity, efficiency, and bandwidth from the device to the system level. It builds on SPICE time domain and harmonic balance frequency domain simulation to provide more than either one alone can achieve.

The white paper available online at http://web.awrcorp.com/content/Downloads/AWR-VSS-Envelope-White-Paper.pdf


 
          
Xilinx 7 series FPGA
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2012 Electronics Engineering Herald