Electronics Engineering Herald                 
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
Processor / MCU / DSP
Memory
Analog
Logic and Interface
PLD / FPGA
Power-supply and Industrial ICs
Automotive ICs
Cellphone ICs
Consumer ICs
Computer ICs
Communication ICs (Data & Analog)
RF / Microwave
Subsystems / Boards
Reference Design
Software / Development kits
Test and Measurement
Discrete
Opto
Passives
Interconnect
Sensors
Batteries
Others

New Products

  Date: 02/01/2017

Cypress electron-locking flash memory tech gets mass produced at UMC

Cypress Semiconductor said it has started volume shipments of microcontrollers (MCUs) containing its proprietary 40nm Embedded Charge-Trap (eCT) Flash manufactured at Taiwan-based semiconductor foundry UMC. It was result of a multi-year collaboration between Cypress and UMC in integrating Cypress’s flash technology with UMC’s 40nm Low Power (40LP) logic process. Cypress claims its 40nm eCT Flash comes in a 0.053 µm2 cell size that is approximately 25 percent smaller than the nearest competitor. eCT Flash macro is faster operating at 8 nsec random access and 30 µsec word-programming speed and also meets automotive reliability requirements.

“This is an important milestone for eCT technology and a testimony to the successful partnership between Cypress and UMC; at the current run rate, we will have shipped more than seven million MCUs containing eCT Flash by the end of this year,” said Sam Geha, senior vice president of the Memory Products Division at Cypress. “We set out to deliver an embedded Flash technology with the industry’s smallest cell size. Leveraging our memory expertise and UMC’s process expertise, we were able to fulfill that objective while minimizing mask adders and preserving logic device models. We also integrated automotive-grade reliability and performance, making eCT a key enabler of Cypress’s new generation of Traveo-branded automotive MCU products.”

“UMC and Cypress have a long-standing development relationship over many technology generations,” said S.C. Chien, senior vice president of Corporate Marketing at UMC. “Our 40LP is a mature, high-volume production technology that appeals to numerous market sectors due to its proven defect density and yields, resulting in considerably reduced costs compared to smaller process geometries, while still addressing power and performance requirements. UMC also helps customers mitigate geographic risk with fabs supporting 40LP in Taiwan, Singapore and China, and we are pleased to extend the benefits of our 40LP process to support Cypress’s eCT technology and bring differentiation to their MCUs.”

 
          
ADVT
Home | News | New Products | India Specific | Design Guide | Sourcing database | Student Section | About us | Contact us | What's New
©2012 Electronics Engineering Herald